JPH0435908B2 - - Google Patents
Info
- Publication number
- JPH0435908B2 JPH0435908B2 JP60217613A JP21761385A JPH0435908B2 JP H0435908 B2 JPH0435908 B2 JP H0435908B2 JP 60217613 A JP60217613 A JP 60217613A JP 21761385 A JP21761385 A JP 21761385A JP H0435908 B2 JPH0435908 B2 JP H0435908B2
- Authority
- JP
- Japan
- Prior art keywords
- resin
- metal substrate
- semiconductor pellet
- thermosetting resin
- thermoplastic resin
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3135—Double encapsulation or coating and encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21761385A JPS6276747A (ja) | 1985-09-30 | 1985-09-30 | 樹脂封止型半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21761385A JPS6276747A (ja) | 1985-09-30 | 1985-09-30 | 樹脂封止型半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6276747A JPS6276747A (ja) | 1987-04-08 |
JPH0435908B2 true JPH0435908B2 (en]) | 1992-06-12 |
Family
ID=16707033
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP21761385A Granted JPS6276747A (ja) | 1985-09-30 | 1985-09-30 | 樹脂封止型半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6276747A (en]) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0355955A3 (en) * | 1988-07-25 | 1991-12-27 | Hitachi, Ltd. | Connection for semiconductor devices or integrated circuits by coated wires and method of manufacturing the same |
US6326678B1 (en) | 1993-09-03 | 2001-12-04 | Asat, Limited | Molded plastic package with heat sink and enhanced electrical performance |
US6552417B2 (en) | 1993-09-03 | 2003-04-22 | Asat, Limited | Molded plastic package with heat sink and enhanced electrical performance |
KR100386061B1 (ko) | 1995-10-24 | 2003-08-21 | 오끼 덴끼 고오교 가부시끼가이샤 | 크랙을방지하기위한개량된구조를가지는반도체장치및리이드프레임 |
KR100621154B1 (ko) | 2005-08-26 | 2006-09-07 | 서울반도체 주식회사 | 발광 다이오드 제조방법 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58210646A (ja) * | 1982-06-02 | 1983-12-07 | Kyodo Printing Co Ltd | Icチツプモ−ルド成形品 |
-
1985
- 1985-09-30 JP JP21761385A patent/JPS6276747A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6276747A (ja) | 1987-04-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6211574B1 (en) | Semiconductor package with wire protection and method therefor | |
US6208519B1 (en) | Thermally enhanced semiconductor package | |
US3469148A (en) | Protectively covered hybrid microcircuits | |
KR101398404B1 (ko) | 기계적으로 분리된 리드 부착물을 갖는 플라스틱오버몰딩된 패키지들 | |
KR950021435A (ko) | 수지 봉지형 반도체 장치 및 그 제조 방법 | |
US5479050A (en) | Leadframe with pedestal | |
JPH0435908B2 (en]) | ||
JPS5821850A (ja) | 樹脂封止型半導体装置 | |
JPH04249348A (ja) | 樹脂封止型半導体装置およびその製造方法 | |
JPS62104145A (ja) | 半導体装置 | |
JPH0546098B2 (en]) | ||
JPH0613501A (ja) | 樹脂封止形半導体装置 | |
JPS60195955A (ja) | 半導体装置 | |
JPS6118862B2 (en]) | ||
JPH065928A (ja) | 樹脂封止型電子部品 | |
JPH0627960Y2 (ja) | 樹脂封止型半導体装置 | |
JPS61148845A (ja) | 半導体装置 | |
JPS61101054A (ja) | 半導体装置およびその製造方法 | |
JP3006328B2 (ja) | パワーモジュール | |
JPH077100A (ja) | 半導体装置 | |
JPS62113433A (ja) | 樹脂封止形半導体装置の製造方法 | |
JPS5988854A (ja) | 半導体装置 | |
JPH0682763B2 (ja) | 半導体装置 | |
KR200156148Y1 (ko) | 반도체 패키지 | |
KR0125874Y1 (ko) | 반도체 패키지 |